

Fault Secure Memory Using Modified Decimal Matrix Code

Kavitha A^[1], Ramasathu L^[2]

^[1]PG Student, ECE Department, ^[2]Assistant Professor,

ECE Department, Hindusthan College of Engineering and Technology, Coimbatore, India

ABSTRACT: Transient multiple cell upsets (MCUs) are becoming major issues in the reliability of the memories exposed to radiation environment. To prevent the MCUs from causing data corruption, more complex error correction codes (ECCs) are widely used to protect memory, but the main problem is that they would require higher delay overhead. Recently, matrix codes (MCs) based on Hamming codes have been proposed for the memory protection. The main issue is that they are the double error correction codes and the error correction of the capabilities are not improved in all cases. In this paper, novel decimal matrix code (DMC) based on divide-symbol is proposed to enhance memory reliability with lower delay overhead. The proposed DMC utilizes decimal algorithm to obtain the maximum of the error detection capability. Moreover, the encoder-reuse technique (ERT) is proposed to minimize the area overhead of the extra circuits without disturbing the whole encoding and the decoding processes. The ERT uses DMC encoder itself to be part of the decoder. The proposed DMC is compared to the well-known codes such as the existing Hamming, MCs, and punctured difference set (PDS) codes. The only drawback to the proposed scheme is that it requires the more redundant bits for memory protection.

Index Terms—Decimal algorithm, error correction codes (ECCs), mean time to failure (MTTF), memory, multiple cells upsets (MCUs).


I. INTRODUCTION

AS the CMOS technology scales down to nano scale and memories are combined with an increasing the number of electronic systems, the soft error rate in memory cells is rapidly increasing, especially when memories operate in space environments due to ionizing effects of atmospheric neutron, alpha-particle, and cosmic rays. Although a single bit upset is a major concern about memory reliability, multiple cell upsets (MCUs) have become a serious reliability concern in some memory applications. In order to make memory cells as fault-tolerant as possible, some error correction codes (ECCs) have been widely used to protect memories against soft errors for years. The Bose–Chaudhuri–Hocquenghem codes Reed–solomon codes, and punctured difference set (PDS) codes have been used to deal with MCUs in memories. But these codes require more area, power, and delay overheads since the encoding and decoding circuits are more complex in these complicated codes. Interleaving technique has been used to restrain MCUs which rearrange cells in the physical arrangement to separate the bits in the same logical word into different physical words. However, interleaving technique may not be practically used in content-addressable memory (CAM), because of the tight coupling of hardware structures from both cells and comparison circuit structures. Built-in current sensors (BICS) are proposed to assist with single-error correction and double-error detection codes to provide protection against MCUs. However, this technique can only correct two errors in a word.

More recently, in 2D matrix codes (MCs) are proposed to efficiently correct MCUs per word with a low decoding delay, in which one word is divided into multiple rows and multiple columns in logical. The bits per row are protected by Hamming code, while parity code is added in each column. For the MC based on Hamming, when two errors are detected by Hamming, the vertical syndrome bits are activated so that these two errors can be corrected. As a result, MC is capable of correcting only two errors in all cases. In an approach that combines decimal algorithm with Hamming code has been conceived to be applied at software level. It uses addition of integer values to detect and correct soft errors. The results obtained have shown that this approach have a lower delay overhead over other codes. The advantage of decimal algorithm is that the error detection capability is maximized so that the reliability of memory is the enhanced. Besides, the encoder-reuse technique (ERT) is proposed to minimize the area overhead of extra circuits (encoder and decoder) without disturbing the whole encoding and decoding processes, because the ERT uses DMC encoder itself to be part of the decoder. The proposed DMC is the introduced and its encoder and decoder circuits are present in Section two. The section also illustrates the limits of simple binary error. detection and the advantage of decimal error detection. The reliability and overheads analysis of the proposed code are analyzed in Section three. The Section four, the implementation of decimal error detection together with BICS for error correction in CAM is provided.

II-PROPOSED DMC

DMC is proposed to assure reliability in the presence of MCUs with reduced performance overheads, and a 32-bit word is encoded and decoded based on the proposed techniques.



Proposed Schematic of Fault-Tolerant Memory Protected with DMC

A. Proposed Schematic of the Fault-Tolerant Memory

The proposed schematic of the fault-tolerant memory is depicted . First, during the encoding (write) process, information bits D are fed to the DMC encoder, and then the horizontal redundant bits H and the vertical redundant bits V are obtained from the DMC encoder. When the encoding process is completed, the obtained DMC code word is stored in the memory. If MCUs occur in the memory, these the errors can be corrected in the decoding (read) the process. Due to the advantage of decimal algorithm, the proposed DMC has higher fault-tolerant capability with the lower performance overheads. In the fault-tolerant memory, the ERT technique is proposed to reduce the area overhead of extra circuits and will be introduced in the following sections.

B. Proposed DMC Encoder

In the proposed DMC, first, the divide-symbol and arrange-matrix ideas are performed, i.e., the N-bit the word is divided into k symbols of m bits ($N = k \times m$), and these symbols are arranged in a $k_1 \times k_2$ 2-D matrix ($k = k_1 \times k_2$, where the values of k_1 and k_2 represent the numbers of rows and the columns in the logical matrix respectively). Second, the horizontal redundant bits H are produced by performing the decimal integer addition of the selected symbols per row. Here, each symbol is regarded as a decimal integer. Third, the vertical redundant bits V are obtained by the binary operation among the bits per column. It should be noted that both the divide-symbol and arrange-matrix are implemented in logical instead of in physical.

Therefore, the proposed DMC does not require to changing the physical structure of the memory. To explain the proposed DMC scheme, we take a 32-bit word. The cells from D0 to D31 are information bits. This 32-bit word has been divided into eight symbols of 4-bit. $k_1 = 2$ and $k_2 = 4$ have been chosen simultaneously. H0–H19 are horizontal check bits V0 through V15 are vertical the check bits.

However, it should be mentioned that the maximum correction capability (i.e., the maximum size of the MCUs can be corrected) and the number of redundant bits are different when the different values for k and m are chosen. Therefore, k and m should be carefully adjusted to maximize the correction capability and minimize the number of redundant bits The horizontal redundant bits H can be obtained by decimal integer addition as follows:

$$\begin{aligned} H_4H_3H_2H_1H_0 &= D_3D_2D_1D_0 + D_{11}D_{10}D_9D_8 \\ H_9H_8H_7H_6H_5 &= D_7D_6D_5D_4 + D_{15}D_{14}D_{13}D_{12} \end{aligned}$$

and the similarly for the horizontal redundant bits H₁₄H₁₃H₁₂H₁₁H₁₀ and H₁₉H₁₈H₁₇H₁₆H₁₅, where “+” represents decimal integer addition. For the vertical redundant bits V, and we have

$$\begin{aligned} V_0 &= D_0 \oplus D_{16} \\ V_1 &= D_1 \oplus D_{17} \end{aligned}$$

and the similarly for the rest vertical redundant bits. The encoding can be performed by the decimal and binary addition operations from (1) to (4). The encoder that computes the redundant bits using multibit adders and XOR gates. The figure, H₁₉ – H₀ are horizontal redundant bits, V₁₅ – V₀ are vertical redundant the bits, and the remaining bits U₃₁ – U₀ are the information bits which are directly copied from D₃₁ to D₀. The enable signal En will be explained in the next section.

C. Proposed DMC Decoder

To obtain a word being corrected, and the decoding process is required. first, received the redundant bits H₄H₃H₂H₁H₀ and V₀–V₃ are generated by the received information bits D'. Second, the horizontal syndrome bits H₄H₃H₂H₁H₀ and the vertical syndrome bits S₃ – S₀ can be calculated as follows:

$$H_4H_3H_2H_1H_0 = H_4H_3H_2H_1H_0' - H_4H_3H_2H_1H_0$$

$S_0 = V_0' \oplus V_0$ and similarly for the rest vertical syndrome bits, where “-” represents decimal integer subtraction. The decoding process: syndrome calculator, error locator, and error corrector. It can be observed from this figure that the redundant bits must be recomputed from the received information bits D' and compared to the original set of the redundant bits in order to obtain the syndrome bits H and S.

Then error locator uses H and S to detect and locate which bits the some of the errors occur in. Finally, in the error corrector, these errors can be corrected by inverting the values of error bits. The proposed scheme, the circuit area of DMC is minimized by reusing its encoder. This is called the ERT. the DMC encoder is also reused for obtaining the syndrome bits in the DMC decoder. Therefore, the whole circuit area of DMC can be minimized as a result of using the existent circuits of the encoder. Besides, this figure also shows the proposed a decoder with an enable signal En for deciding whether the encoder it needs to be a part of the decoder. In other words, the En signal is used for distinguishing the encoder from the decoder, and it is under the control of the write and read the signals in a memory.


Therefore, in the encoding (write) process, the DMC encoder is only an encoder to execute the encoding a operations. However, in the decoding (read) process, this encoder is employed for computing the syndrome bits in the decoder. These clearly show how the area overhead of an extra circuits can be substantially reduced.

E. Advantage of Decimal Error Detection

The error detection based on binary algorithm can only detect a finite number of errors. However, when the decimal algorithm is used to detect errors, these errors can be detected so that the decoding error can avoided. The reason is that the operation mechanism of decimal algorithm is different from that of binary. The detection procedure of decimal error detection using the proposed structure is fully described. First of all, the horizontal redundant bits H4H3H2H1H0 are obtained from the original information bits in symbols 0 and 2 according to:

$$\begin{aligned} &H4H3H2H1H0 \\ &= D3D2D1D0 + D11D10D9D8 \\ &= 1100 + 0110 \\ &= 10010. \end{aligned}$$

$$\begin{aligned} &H4H3H2H1H0 \\ &= D3D2D1D0 + D11D10D9D8 \\ &= 1100 + 0110 \\ &= 10010. \end{aligned}$$



When MCUs occur in symbol 0 and symbol 2, i.e., the bits in symbol 0 are upset to “1111” from “1100” ($D3D2D1D'0 = 1111$) and the bits in symbol 2 are upset to “0111” from “0110” ($D11D10D9D'8 = 0111$). During the decoding process, the received horizontal redundant bits H4H3H2H1H'0 are first computed, as follows:

$$\begin{aligned} &H4H3H2H1H'0 \\ &= D11D10D9D'8 + D3D2D1D'0 \\ &= 0111 + 1111 \\ &= 10110. \end{aligned}$$

Then, the horizontal syndrome bits $\Delta H4H3H2H1H0$ can be obtained using decimal integer subtraction

$$\Delta H4H3H2H1H0$$

$$\begin{aligned} &= H4H3H2H1H'0 - H4H3H2H1H0 \\ &= 10110 - 10010 \\ &= 00100. \end{aligned}$$

The decimal value of $\Delta H4H3H2H1H0$ is not “0,” which represents that errors are detected and located in symbol 0 or symbol 2. Subsequently, the precise location of the bits that were flipped can be located by using the vertical syndrome bits $S3 - S0$ and $S11 - S8$. Finally, all these errors can be corrected by. Therefore, based on decimal algorithm, the proposed technique has higher tolerance capability for protecting memory against MCUs. As a result, it is possible that all single and double errors and any types of multiple errors per row can be corrected by the proposed technique no matter whether these errors are consecutive or inconsecutive.

V. CONCLUSION

In this paper, novel per-word DMC was proposed to assure the reliability of memory. The proposed protection code utilized decimal algorithm to detect the errors, so that more errors were detected and corrected. The obtained results showed that the proposed scheme has a superior of the protection level against large MCUs in memory. Besides, the proposed decimal error detection technique is an attractive the opinion to detect MCUs in CAM because it can be combined with the BICS to provide an adequate level of immunity. The only drawback of the proposed DMC is that more redundant bits are required to maintain the higher reliability of memory, so that a reasonable combination of k and m should be chosen to maximize memory reliability and minimize the number of redundant bits based on radiation experiments in actual implementation

FUTURE WORK:

Therefore, future work will be conducted for the reduction of the redundant bits and the maintenance of the reliability of the proposed technique

REFERANCES:

- [1] A.Jing guo,C.Liyi xiao “Enhanced memory reliability against multiple cell upsets using decimal matrix code”.*IEEE tras vol.22,no-1,Jan-2014*
- [2] A. Sanchez-Macian, “Hamming SEC-DAED and extended hamming SEC-DED-TAED codes through selective shortening and bit placement,” *IEEE Trans. Device Mater. Rel.*, to be published, vol. 14, no. 1, Mar. 2014.
- [3] S. Liu, P. Reviriego, “Efficient majority logic fault detection with difference-set codes for memory applications,” *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 20, no. 1, pp. 148–156, Jan. 2012.
- [4] P. Reviriego, M. Flanagan, and J. A. Maestro, “A (64,45) triple error correction code for memory applications,” *IEEE Trans. Device Mater. Rel.*, vol. 12, no. 1, pp. 101–106, Mar. 2012.

- [5] C. Argyrides, R. Chipana, F. Vargas, and D. K. Pradhan, “Reliability analysis of H-tree random access memories implemented with built in current sensors and parity codes for multiple bit upset correction,” *IEEE Trans. Rel.*, vol. 60, no. 3, pp. 528–537, Sep. 2011.
- [6] C. Argyrides, D. K. Pradhan, and T. Kocak, “Matrix codes for reliable and cost efficient memory chips,” *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 19, no. 3, pp. 420–428, Mar. 2011.
- [7] C. A. Argyrides, P. Reviriego, D. K. Pradhan, and J. A. Maestro, “Matrix-based codes for adjacent error correction,” *IEEE Trans. Nucl. Sci.*, vol. 57, no. 4, pp. 2106–2111, Aug. 2010.
- [8] K. Pagiamtzis and A. Sheikholeslami, “Content addressable memory (CAM) circuits and architectures: A tutorial and survey,” *IEEE J. Solid-State Circuits*, vol. 41, no. 3, pp. 712–727, Mar. 2003.
- [9] C. Argyrides and D. K. Pradhan, “Improved decoding algorithm for high reliable reed muller coding,” in *Proc. IEEE Int. Syst. On Chip Conf.*, Sep. 2007, pp. 95–98.
- [10] D. Radaelli, H. Puchner, S. Wong, and S. Daniel, “Investigation of multi-bit upsets in a 150 nm technology SRAM device,” *IEEE Trans. Nucl. Sci.*, vol. 52, no. 6, pp. 2433–2437, Dec. 2005